Abstract -The concept for a wireless ATM access system that enables seamless mobile connectivity to the B-ISDN is presented. It is based on small, low cost and intelligent base stations running a medium access control (MAC) protocol using adaptive packet reservation multiple access (APRMA). discussed. A channel efficiency of more than 70 % and a mean cell transfer delay of less than 17 cells are obtained in the range of 1-50 simultaneously connected users even with bursty traffic. For this, the cell dropping rate is kept below lom9 when the mobile terminals use buffer lengths of only 200-300 cells. The different components of this access system are currently under implementation and the MAC unit has been successfully implemented for a 32 Mbit/s wireless channel supporting 25 Mbit/s ATM introducing only 22 % of protocol overhead.
I. Introduction
Integration of future broadband mobile communication networks into the B-ISDN seems highly desirable for both the user and the mobile tele-operator [ 11. For the user, it ensures a seamless connectivity where the same services can be accessed from both fixed and mobile connections. For the operator, a greater flexibility and cost efficiency in mobile network planning, deployment and operation is gained as the B-ISDN can be used as a backbone for the mobile networks.
According to the ITU-T recommendations, asynchronous transfer mode (ATM) will be used for traffic transport and switching in the B-ISDN. Consequently, a full mobilem-ISDN integration implies the use of ATM throughout mobile networks. This requires development of wireless ATM access systems and appropriate radio access protocols. At present, there is significant focus on the realization of wireless ATM, and a number of different concepts have been suggested and experiments performed. Overviews are given in [2] , [3] .
In this paper, we present a new broadband wireless ATM access system that enables full adoption of ATM in the mobile networks. This system facilitates the integration with the B-ISDN. The concept and protocol layers are shown in Fig. 1 . The network is divided into a fixed network segment and a wireless access segment. It is the purpose of the wireless ATM access system to handle the wireless access segment as well as 
Base Station Architecture
The architecture for the BS is shown in Fig. 2 . As seen, the BS consists of a transceiver, a base station controller (BSC) and a CPU supported by appropriate software. The transceiver takes care of the wireless transmission, carrier synchronization, modulatioddemodulation and bit timing (wireless PHY layer). The MAC and DLC unit handles all aspects of the radio channel access (MAC layer) and link reliability (DLC layer). An ATM switch element is added for routing of the ATMcells. Control and management cells for the BS are routed via an ATM segmentation and reassembly (SAR) unit to the CPU. All other cells are routed to the network interface (uplink) or to the MAC and DLC unit (downlink). An ATM line driver provides the connection to the ATM network (PHY layer). The ATM S A R unit performs the ATM layer, ALL, and SAAL functions where the ATM-cell payloads are unpacked before they are sent to the CPU via the PCI bus. The CPU and associated software perform monitoring and control of the BS, some traffic and quality of service control, and some signaling and mobility management (higher layers). The use of a PCI bus enables fast processing and easy connection of the BS modules to a PC for testing and software download.
All functions on the PHY, MAC, DLC, ATM, AAL, and SAAL layers are implemented in hardware in both the BS and the MT. This permits fast processing of the radio packets and ATM-cells.
Principles of A P R M A
Dynamic medium access control is necessary in order to provide efficient support of multimedia ATM traffic over the radio channel. In the following, the principles of the APRMA method are presented. As opposed to many other access methods, APRMA is developed with main focus on a highly efficient channel utilization for wireless transmission of multimedia ATM traffic. The fundamentals of APRMA are based on PRMA [ 6 ] , and its characteristic features are:
1.
2.

3.
Packet transmission; the ATM-cell is adopted as the basic unit of the radio packet. Channel access by contention; the contention mechanism is based on a permission probability p. Adaptive slot reservation; reservations are obtained dynamically according to the current need of bandwidth. Adaptive contention control; the contention process is controlled by varying the p-parameter in relation to the number of connections.
4.
In APRMA, an adaptive algorithm is used to provide full support of multimedia traffic with both very different and variable bit rates. According to the traffic variations, the algorithm dynamically adjusts the assigned capacity to each connection. Connections with traffic bursts are therefore only assigned capacity during bursts. Consequently, APRMA is a very flexi- The APRMA channel is basically a time division multiplexed channel, where a frame structure with N identical time slots is used. Each time slot is used to transfer one packet containing one ATM-cell and the required protocol overhead. The two channels for uplink and downlink transmission may be either frequency division duplexed (FDD) or time division duplexed (TDD). In this paper, we assume the use of FDD.
Basically, each uplink time slot is either resewed to a specific connection or available for contention. Slot reservation is controlled by the BS, and the status of each uplink slot is transmitted to the MTs via the downlink traffic as embedded acknowlegdments. Slot reservations are gained through contention of available time slots in the uplink frame. Before transmission from an MT, the ATM-cells are temporally stored in its output buffer. Each MT contends for reservation of available slots in the frame according to its number of stored cells. An MU is only allowed to contend when the following 3 conditions are fulfilled:
1.
.
The slot must be available for contention. The MU must have more stored ATM-cells than reserved slots. The permission number, that is randomly generated between 0 and 1 by the MU, must be less than the value of the permission probability, p.
The second condition permits the MT to increase its bandwidth automatically. Whereas, the last condition reduces the probability of collision with requests from other MTs, and it prevents the deadlock situation when two or more MTs continue to request all available slots.
Reservation of a slot is granted by the BS, if a packet from one MT is received without collision with requests from other MTs. The reservation of specific slots are only maintained in subsequent frames as long as the MT continues to transmit packets in the slots. Otherwise, the unused slots are released by the BS. 
IV. Performance of APRMA
In detail, the performance depends on a large number of factors. It is influenced by the number of simultaneous connected MTs, M, their traffic type (load and burst length), the acceptable cell dropping rate (CDR) and cell transfer delay, the number of slots per fkame, N, the MT's buffer length, L, and the permission probability, p. In the following, the channel utilization, U, and the cell transfer delay are evaluated in relation to M, L, andp for a fiame of 20 slots.
Simulation results for the channel utilization as a function of the number of simultaneous connected MTs are shown in Fig. 3 . The simulations are performed for random variable bit rate (VBR) traffic allowing a maximum CDR of due to buffer overflow. The MT buffer length, L, and the permission probability, p, are used as parameters to investigate their influence. The throughput per mobile unit is equal and given as the channel utilization divided by the number of simultaneous connected MTs, U/M.
It is seen that, even with a very short buffer of L = 20 and a fixed permission probability ofp = 0.1, a channel utilization of over 55 % is obtained in the range of 5-25 connected MTs. For less than 5 connected MTs, the utilization decreases because the MTs are not allowed to contend often enough due to the low p-value. It is also seen that, the utilization is decreasing for an increasing number of simultaneous connected MTs. This is because the p-value is now getting too high resulting in an increasing amount of contention collisions. This means that the MT load must be decreased to maintain the CDR of 1 O-3. Naturally, the situation can be improved by increasing the buffer length. As seen, for a buffer length of L = 40, the utilization is more than 60 % in the range of 1-30 connected MTs. This is a high channel utilization for random VBR traffic. 
From the above described problems with too low and high p-values it can be envisioned that an optimum p-value exists for a given number of simultaneous connected MTs. This has been confirmed by simulations. Therefore, the channel utilization can be even firther improved by adaptively adjusting the permission probability. From detailed investigations, it is found that, by varying p according to the simple relation of p = 1.5/M, a very high utilization can be obtained. As seen in Fig. 3 , a utilization of more than 70 % is obtained in the entire range of 1-50 connected MTs for a buffer length, L, of only 40 cells.
Delay simulations are performed for a total channel load of 70 %, which gives a mean channel load per MT of 70/M%. Furthermore, the mean delay is normalized to the load per MT to evaluate the delay in relation to the MTs source rate. The normalized mean delay is expressed as where lch is the total channel load and &, is the mean delay in relation to the channel rate.
An overview of resulting delay and required buffer lengths for different types of traffic and different required CDRs is given in table It is seen that the buffer length must be increased to accomodate both higher traffic burst and lower CDRs. This can be related directly to the delay increase at lower number of simultaneous connections (M = 5). Whereas, the delay is constant at high M (M = 50), even for increasing burst lengths. This is due to a more efficient statistical multiplexing at the higher number of simultaneous connections where the load per MT is relatively small. As seen, the delay and required buffer lengths are very low even for very bursty VBR traffic and low CDRs. This clearly demonstrates that APRMA is highly efficient for multimedia wireless ATM. 
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V. MAC and DLC Protocol Description
The APRMA fi-ame and packet formats are shown in Fig. 4 . In defining the number of slots per frame, many different aspects of the system must be taken into account, such as channel load, cell transfer delay, source bit-rate and traffic type. Therefore, a detailed investigation of the frame length has been performed. Based on this, it has been chosen to divide the frame into 20 slots. This gives a good channel utilization with a low delay for a wide range of user profiles as also evident from Fig. 3 and table 1 .
At uplink, the basic element of the packet is the ATM-cell. The SYNC field provides a bit sequence permitting the receiver of the BS to establish carrier and bit timing synchronization. To mark the start of the ATM-cell, a unique word (UW) is inserted. This UW is used together with the ATM-cell header error control (HEC) field to provide a reliable packet detection. A cyclic redundant code (CRC) is added to detect bit errors within the payload. If errors are detected then a retransmission request scheme is initiated and the errored ATMcell is retransmitted from the MT. Finally, the guard band absorbs the fluctuations in packet arrival time that arise due to the varying propagation delay of the radio signals.
At downlink, no bits are required for carrier and bit-timing recovery as all downstream bits are transmitted continuously. The format of the ATM-cell is slightly altered with the insertion of acknowledgment bits and the extension of the HEC field from 8-bit to 16-bit. This causes no complications as the ATM-cell can easily be reshaped after reception at the MTs.
The ACK field contains important acknowledgments and slot reservation status information for the uplink access. The downlink slots are numbered using the SLOT field. This feature will permit the MTs to update information at slot level. The RQ, RES and ID fields contain request for retransmission, slot reservation status and user identification data respectively. Certain bits of the received ATM-cell VPI and VCI are extracted and inserted into the ID field as an acknowledgment of reception and identification of the MT that has accessed the time slot. The MTs use the RES field to determine if a slot is free for contention and a combination of RES and ID fields to determine if a contention is successhl and a reservation has been obtained. The feedback information is important for a stable operation of the APRMA protocol. It is therefore protected through the expanded HEC field. Finally, to maintain the symmetry between up-and downlink frames, stuffmg bits are inserted after the CRC.
In the following, the synchronization mechanism between up-and downlink fiames is presented. As shown in Fig. 5 , the uplink fi-ame is synchronized to the downlink frame with a fixed delay, 7,,ffset, which is the time from a downlink packet header is detected until an uplink packet is transmitted. The MT synchronizes with the BS via the downlink fi-ame. The downlink packet stream is continuous, where idle packets are inserted if no traffic packets are ready to be transmitted by fi-om the BS. It is assumed that the MT has previously updated all uplink slots reservation status before initiating a transmission. This is performed by continuously monitoring the feedback information contained in the ACK fields of the downlink packets. After transmission from the BS, the downlink slot reaches the MT after a variable propagation delay, zp. If the MT has packets to transmit then it will do so according to the APRMA algorithm. The uplink packet experiences another delay of zp , before detection at the BS. Acknowledgments for ATM-cell reception and slot reservation are then generated and inserted into the ACK field of the packet sent in the next downlink slot. The acknowledgments are processed at the MT where the slot reservation status is updated and the next ATMcell in the buffer can be transmitted.
As described briefly in Section I, the DLC layer ensures that packets with bit-errors in the payload are retransmitted. In our system, the DLC protocol runs an automatic retransmission request (ARQ) scheme based on selective repeat which is initiated upon the detection of bit-errors. This is illustrated in Fig. 5 , where the uplink packet in Slot 1 is assumed to contain bit-errors. The ATM-cell with payload errors (Cell 1) is discarded at the BS and a retransmission request is inserted into the RQ field of downlink packet in Slot 3, along with the acknowledgments for the uplink packet of Slot 2. The MT will then receive the RQ and reschedule the uplink packets such that the packet with errors is retransmitted in the next reserved slot or as a slot contention. Notice that the acknowledgments for ATM-cell detection and slot reservation at uplink Slot (i) are fed back at the downlink Slot (i+l), whereas the retransmission request is fed back at downlink Slot (i+2). In the worst case situation which is depicted in Fig. 11 , the cell sequence will be out-of-order if the MT transmits the next ATM-cell in its buffer before the reception of the retransmission request. Therefore, the DLC protocol must include a re-sequencing scheme which is performed at the BS. Several other ARQ and re-sequencing techniques are currently under consideration.
VI. BS-MAC Architecture and Implementation
A first version of the MAC unit for the BS of Fig. 2 has been designed and implemented. The full DLC layer functionality has not yet been incorporated into the. As shown in Fig.  6 , the BS-MAC consists of three main modules denoted as UPLINK, APRMA Algorithm and DOWNLINK.
In the UPLINK module, upon detection of the UW, a HEC check is performed to test the validity of the presumed ATMcell. If the outcome is positive then the "cell-detect" signal is asserted and the first four bytes of the ATM-header are extracted and sent to the APRMA Algorithm module. The ATMheader is processed in the APRMA Algorithm module while the payload is tested for errors in the UPLINK module. This scheme permits a faster processing of acknowledgments. If errors have been detected within the payload then the "crcnot-ok" signal is asserted and the cell is discarded. 0th-envise, the "crc-ok" signal is asserted and the ATM-cell is transferred from the UPLINK first-in first-out (FIFO) memory to the FIFO at the UTOPIA interface. The ATM-cell is then ready for transfer to the ATM switch element of the BS.
The downlink frame is generated in the DOWNLINK module. The "new-slot" signal is asserted at the start of each downlink slot for synchronization of up-and downlink frames. Acknowledgments, generated by the APRMA Algorithm module, are inserted into the ACK field of each downlink packet. HEC and CRC values are calculated and inserted into the appropriate fields as well. If no ATM-cells are present at the DOWNLINK FIFO for transmission then idle cells are generated instead.
In the APRMA Algorithm module, an algorithm is implemented to provide the appropriate acknowledgments, according to the uplink slot access situation.
For test and monitoring purposes, a PCI CTRL is used to provide the interface to the PCI bus. For each generated acknowledgment, a message is transmitted to the CPU (here a PC) specifying the slot number, type of acknowledgment and information about the user that had accessed the slot. This gives the opportunity to continuously monitor the outcome of the uplink slot access.
The MAC unit has been implemented and successfully tested for a 32Mbit.k channel rate supporting a 25 Mbit/s ATM rate. This has been done using four field programmable gate arrays (FPGAs). The use of FPGAs enables fast prototyping and easy testing and modification of the protocol before a final version is put into VLSI implementation.
VII. Conclusion
The concept for a wireless ATM access system and its components that enables seamless mobile connectivity to the B-ISDN/ATM network have been presented. For this, an efficient access method termed adaptive packet reservation multiple access (APRMA) has been developed. It has been shown that APRMA with adaptive control of the contention process gives a channel utilization as high as 70% in the range of 1-50 simultaneous connected MTs. This high utilization can be maintained with a maximum CDR of lo-' for both random and bursty VBR traffic using MT buffer lengths of only 200-300 cells. Furthermore, the mean cell transfer delay in relation to the MT source rate is less than 17 cells even for traffic with burst lengths of up to 10 cells.
A MAC protocol using APRMA and introducing only 22 % of overhead has been developed. Initial development of a DLC protocol has also been performed.
The MAC unit for the BS has been designed and implemented for a 32 Mbit/s wireless channel supporting 25 Mbit/s ATM. All hctionalities have been successfully tested.
At present, the MAC unit for the MT is under development. This will allow a real time access and transmission test. Further, several techniques for retransmission and resequencing for the DLC protocol are under investigations as are methods for QoS control.
